Alphawave IP, Inc. Logo

Alphawave IP, Inc.

Engineer II - Design Verification

Posted 8 Days Ago
Be an Early Applicant
2 Locations
Mid level
2 Locations
Mid level
The Design Verification Engineer will oversee verification of new features, build testbenches, and integrate protocols while collaborating with various technical teams to improve methodologies.
The summary above was generated by AI

The Opportunity

We're looking for the Wavemakers of tomorrow.

Alphawave Semi enables tomorrow’s future by accelerating the critical data communication at the heart of our digital world – from seamless video streaming to AI to the metaverse and much more. Our technology powers product innovation in the most data-demanding industries today, including data centers, networking, storage, artificial intelligence, 5G wireless infrastructure, and autonomous vehicles. Customers partner with us for mission-critical data communication, our innovative technologies, and our proven track record. Together, we enable the next generation of digital technology.

Our IP Scaling (IPS) organization is focused on creating customized IP for Alphawave Semi's expanding customer base. We deliver industry-leading high-speed interconnect solutions tailored to specific requirements across a wide variety of use-cases including High Performance Computing and Artificial Intelligence. We are looking for an enthusiastic Design Verification Engineer to join our fun and dynamic team of talented innovators.

What you'll do:

  • Own the end-to-end verification of new customer features
  • Review design specifications and devise verification plans
  • Build testbenches and analyze test failures to uncover design bugs
  • Facilitate bit-matching of RTL design and MATLAB system models
  • Integrate 3rd party VIPs for compliance testing of standard protocols
  • Build releases of our design IP for customers
  • Support post-silicon validation and bring-up activities
  • Take on opportunities to lead, plan, and coordinate tasks with team members
  • Collaborate closely with Design, Systems, Analog, FW, and PD teams
  • Contribute towards the continuous improvement of verification methodologies and processes

What you'll need:

  • 3+ years of ASIC design verification experience
  • An applied understanding of UVM and verification techniques
  • Experience with constrained-random verification in SystemVerilog and UVM
  • Formal Verification, and Power-aware UPF verification techniques
  • Tools/Languages - SystemVerilog, UVM, Python, Perl, C/C++, GNU Make
  • Verification experience in SerDes PHY, DSP, and Analog mixed signal is desirable
  • Knowledge in Ethernet and PCIe standards is desirable
  • Proven effective communication and organizational skills

'' We have a flexible work environment to support and help employees thrive in personal and professional capacities" As part of our commitment to the well-being and satisfaction of our employees, we have designed a comprehensive benefits package that includes:

  • Competitive Compensation Package
  • Restricted Stock Units (RSUs)
  • Provisions to pursue advanced education from Premium Institute, eLearning content providers
  • Medical Insurance and a cohort of Wellness Benefits
  • Educational Assistance
  • Advance Loan Assistance
  • Office lunch & Snacks Facility

Equal Employment Opportunity Statement

Alphawave Semi is an equal opportunity employer, welcoming all applicants regardless of age, gender, race, disability, or other protected characteristics. We value diversity and provide accommodations during the recruitment process.

Top Skills

C/C++
Gnu Make
Perl
Python
Systemverilog
Uvm

Alphawave IP, Inc. Pune, Mahārāshtra, IND Office

Sai Radhe Commercial Complex B-Wing, Final Plot No. 100+101, Pune, Maharashtra, India, 411001

Similar Jobs

An Hour Ago
Hybrid
3 Locations
Senior level
Senior level
Artificial Intelligence • Healthtech • Professional Services • Analytics • Consulting
Lead AI Engineer responsible for developing and refining machine learning engineering platforms, building model pipelines, collaborating with teams, and ensuring high-quality code and deliverables.
Top Skills: AirflowAWSAzureGCPKubeflowMlflowPysparkPythonSagemakerScalaSQL
6 Hours Ago
Hybrid
Mumbai, Maharashtra, IND
Mid level
Mid level
Financial Services
As a Software Engineer III at JPMorgan Chase, you will design and implement cloud-native liquidity risk solutions, improve automation, analyze data, and develop secure applications.
Top Skills: AIAWSCloudCSSHadoopHTMLJavaLlmMlNode.jsPythonReactSnowflakeSpark
6 Hours Ago
Hybrid
Mumbai, Maharashtra, IND
Mid level
Mid level
Financial Services
As a Software Engineer III at JPMorgan Chase, you will design and implement a cloud-native liquidity risk management platform, focusing on AI integration and digital reporting capabilities. Responsibilities include software development, technical troubleshooting, and enhancing team culture.
Top Skills: AIAWSCSSHadoopHTMLJavaMlNode.jsPythonReactSnowflakeSpark

What you need to know about the Pune Tech Scene

Once a far-out concept, AI is now a tangible force reshaping industries and economies worldwide. While its adoption will automate some roles, AI has created more jobs than it has displaced, with an expected 97 million new roles to be created in the coming years. This is especially true in cities like Pune, which is emerging as a hub for companies eager to leverage this technology to develop solutions that simplify and improve lives in sectors such as education, healthcare, finance, e-commerce and more.

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account