The Lead Design Engineer is responsible for developing and integrating foundry rule decks and technology files for PDKs, leading QA and verification processes, automating verification flows through scripting, and providing support to design teams in ensuring the quality of PDKs. The role involves working with Cadence tools and developing automation frameworks for efficiency improvements.
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Job Description:
- To develop & integrate foundry rule decks & technology files to support PDKs by using foundry provided process design kits as a starting point.
- PDK QA, verification and release methodology for decks and specialized setups including track patterns to aid in layout.
- Responsible for physical verification methodology, including installation, development, qualification, automation, and support –
- To develop scripts to automate LVS, DRC, RM,IR and Parasitic Extraction flows.
- And to support layout teams in verification flow issues.
- Ensuring QA of the integrated PDK’s with the custom design environment
- Add sub scripts to improve efficiency on QA process with adequate coverage.
- General tool usage support – real-time support of all tools, creating bug workarounds and filing CCRs with R&D
- Responsible for rule deck development - to implement process design rules into physical verification rules decks and QC for the rule decks.
- Responsible for interfacing with the design teams and foundry team to develop and verify our PDKs.
- Develop, own and maintain an automation frame work for efficiency improvement perspective for the design environment.
Position Requirements:
- Bachelor’s Degree in Electrical/Electronic Engineering or equivalent .
- 4-7 years of Work experience in PDK development and CAD enablement.
- Expertise in Cadence Python, SKILL, Perl programming languages.
- Knowledge of deep sub-micron CMOS processes, device physics and layout design.
- Experience with Cadence custom IC Virtuoso platform to create layout test structures, to validate verification rules and to troubleshoot errors.
- Experience in developing PDK device library components and definitions including SKILL parameterized cells (Pcell), symbols, CDF, callbacks, simulation/netlisting.
- Experience with physical verification tools for DRC, LVS and parasitic extraction, Cadence PVS, Assura is a plus.
- Working knowledge of revision control software (Git, sos, Subversion, Synchronicity, etc)
- Understanding on Pcell creation and enhancements to pcell parameters, device call backs etc is a plus
- Excellent technical problem solving skills.
- Excellent communication and presentation skills.
We’re doing work that matters. Help us solve what others can’t.
Top Skills
Perl
Python
Skill
Cadence Design Systems Pune, Maharashtra, IND Office
Building No 1 , First Floor, Samrat Ashok Path, Commerzone IT Park, Yerawada, Pune, Maharashtra, India, 411006
Similar Jobs
Cloud • Hardware • Software • Semiconductor
The Lead Design Engineer at Cadence will utilize their expertise in analog design, focusing on high-speed interface circuits and mentoring junior engineers. Responsibilities include leading complex IP projects, ensuring communication and collaboration across functions, and driving innovative solutions in cutting-edge technology applications.
Top Skills:
DdrGddrLpddrPcieSerdes
Cloud • Hardware • Software • Semiconductor
The Lead Design Engineer at Cadence will focus on AMS verification with responsibilities including Verilog coding, analog design understanding, setting up verification co-simulation, developing test plans, and debugging to communicate issues effectively.
Top Skills:
Verilog
Cloud • Hardware • Software • Semiconductor
The Lead Design Engineer at Cadence will work with advanced Place and Route (PnR) and Static Timing Analysis (STA) tools, engaging with cutting-edge technologies such as 10nm and 6nm processes.
What you need to know about the Pune Tech Scene
Once a far-out concept, AI is now a tangible force reshaping industries and economies worldwide. While its adoption will automate some roles, AI has created more jobs than it has displaced, with an expected 97 million new roles to be created in the coming years. This is especially true in cities like Pune, which is emerging as a hub for companies eager to leverage this technology to develop solutions that simplify and improve lives in sectors such as education, healthcare, finance, e-commerce and more.
