Alphawave IP, Inc. Logo

Alphawave IP, Inc.

Senior Staff Engineer I - IP Design

Posted 4 Days Ago
Be an Early Applicant
2 Locations
Senior level
2 Locations
Senior level
The Senior Staff Engineer I will lead ASIC or FPGA projects, deliver standards-compliant IP blocks, streamline development processes, and manage staffing and employee development. The role requires expertise in Verilog, System Verilog, and experience with various verification and scripting methodologies.
The summary above was generated by AI

The Opportunity

We're looking for the Wavemakers of tomorrow.

Alphawave Semi enables tomorrow’s future by accelerating the critical data communication at the heart of our digital world – from seamless video streaming to AI to the metaverse and much more. Our technology powers product innovation in the most data-demanding industries today, including data centers, networking, storage, artificial intelligence, 5G wireless infrastructure, and autonomous vehicles. Customers partner with us for mission-critical data communication, our innovative technologies, and our proven track record. Together, we enable the next generation of digital technology.

What You'll Do

  • Deliver standards-compliant IP blocks for use in CXL / PCIE FPGAs or ASICs.
  • Lead ASIC or FPGA projects
  • Streamline ASIC development process with advancing tools/scripting.
  • Achieve project management.
  • Architect, develop and document the design using Verilog.
  • Architect, develop and document the verification environment using System Verilog and UVM.
  • Develop individual test-cases against the RTL.
  • Issue and track bug reports from inception to closure.
  • Plan staffing levels and work with HR to hire and top talent.
  • Provide oversight and direction to employees following our procedures.
  • Develop staff, including overseeing new employee onboarding and provide career development planning and opportunities.
  • Empower employees to manage their jobs and goals. Delegate responsibility and expect accountability and regular feedback.
  • Foster a spirit of teamwork and unity among department members that allows for disagreement over ideas, conflict and expeditious conflict resolution, and the appreciation of diversity and cohesiveness, supportiveness, and working together to enable each employee and the department to succeed.
  • You will be reporting to the Director of the Design Team.

What You'll Need

  • MSEE with 8 years of experience or BSEE with 9 years of experience in ASIC or FPGA development and will report to Director -VLSI.
  • Standard Protocol knowledge – CXL and PCIE.
  • Solid experience with VHDL, Verilog and System Verilog.
  • Experience with FPGA compilation tools
  • Experience in System Verilog and UVM
  • Excellent ability to use Randomized and Directed Verification Methodologies
  • Experience with Unix/Linux Shell scripting
  • Experience with source code revisioning systems, SVN, CVS, RCS e.g.

It'd Be Amazing If You Had

  • Experience in CXL / PCIE
  • Experience in OTN / Ethernet transport systems
  • Experience with Debugging Tools
  • Experience with TCL, Python and C/C++ programming

About You

  • Achieve consistency
  • Take personal pride in high standard of outputs
  • Mentoring skills

"Hybrid work environment"

As part of our commitment to the well-being and satisfaction of our employees, we have designed a comprehensive benefits package that includes:

Great compensation package

Restricted Stock Units (RSUs)

Hybrid Working Model

Provisions to pursue advanced education from Premium Institute, eLearning content providers

Medical Insurance and a cohort of Wellness Benefits

Educational Assistance

Advance Loan Assistance

Office lunch & Snacks Facility

Diversity & Inclusivity

Alphawave Semi is based in one of the most diverse countries in the world. This includes differences related to race, ethnicity, national origin, gender, gender expression and presentation, sexual orientation, religion, age, ability and socioeconomic status. To us, diversity is one of our strongest assets to our organization. We commit ourselves to promoting the recognition and appreciation of our diverse and rich culture. We believe it is critical to our success to promote freedom of thought and opinion in a respectful environment. Our decisions are rooted in respectfully considering each other’s thoughts and opinions and working towards a greater common goal.

Accommodation

Alphawave Semi is an equal opportunity employer and welcomes applications from all qualified individuals, including visible minorities, Indigenous People, and persons with disabilities. We welcome and encourage applications from people with disabilities. If, as a qualified job applicant, you request an accommodation, Alphawave Semi will consult with you to provide reasonable accommodations according to your specific needs. If you wish to make a request, you will be provided an opportunity if you’re application is selected to proceed in our hiring process.

Top Skills

C/C++
Python
System Verilog
Tcl
Verilog
Vhdl

Alphawave IP, Inc. Pune, Maharashtra, IND Office

Sai Radhe Commercial Complex B-Wing, Final Plot No. 100+101, Pune, Maharashtra, India, 411001

Similar Jobs

2 Hours Ago
Hybrid
Pune, Maharashtra, IND
Senior level
Senior level
Artificial Intelligence • Healthtech • Professional Services • Analytics • Consulting
As a Cloud Engineering Lead at ZS, you will design, implement, and maintain cloud infrastructure on Azure, manage deployment pipelines, and ensure the scalability and security of cloud applications. Your role encompasses deploying Azure resources, managing Kubernetes clusters, and implementing CI/CD pipelines, while providing mentorship to junior team members.
Top Skills: Python
4 Hours Ago
Hybrid
Pune, Maharashtra, IND
Senior level
Senior level
Artificial Intelligence • Cloud • Sales • Security • Software • Cybersecurity • Data Privacy
The Senior GoLang Engineer will focus on understanding business problems and collaborating across teams to design, prototype, and implement software solutions. The role includes leading feature development and maintaining high standards for code quality, while also adapting to new technologies.
Top Skills: Go
6 Hours Ago
Mumbai, Maharashtra, IND
Senior level
Senior level
Artificial Intelligence • Automotive • Computer Vision • Information Technology • Internet of Things • Logistics • Software
The Sr or Lead QA Engineer will manage error handling processes, prioritize defects during product development, facilitate communication between customers and development teams, create dashboards using JIRA, and drive error triage meetings. They will also perform root cause analysis, monitor SLAs, and maintain defect prediction models.

What you need to know about the Pune Tech Scene

Once a far-out concept, AI is now a tangible force reshaping industries and economies worldwide. While its adoption will automate some roles, AI has created more jobs than it has displaced, with an expected 97 million new roles to be created in the coming years. This is especially true in cities like Pune, which is emerging as a hub for companies eager to leverage this technology to develop solutions that simplify and improve lives in sectors such as education, healthcare, finance, e-commerce and more.

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account