Cisco Logo

Cisco

ASIC Engineering Design Verification Leader (SystemVerilog, Python, C and UVM |12-16 years| Pune)

Posted 23 Days Ago
Be an Early Applicant
In-Office
Pune, Maharashtra, IND
Expert/Leader
In-Office
Pune, Maharashtra, IND
Expert/Leader
Lead functional verification for silicon-photonics ASICs and integrated transceivers. Develop UVM testbenches, coverage models, assertions, and debug simulations at block and full-chip levels. Verify CPU sub-systems with firmware, perform FPGA verification, and support post-silicon ATE test plan and vector generation. Collaborate across disciplines, use Python/C for automation and analysis, and drive verification to tapeout and production release.
The summary above was generated by AI
Meet the Team

Cisco’s Client Optics Group (COG) designs & delivers the high-speed optical transceivers, and platforms that power Cisco's core data center networking solutions. We specialize in the design and integration of cutting-edge IM/DD optics and silicon photonic platforms that enable customers to deploy industry-leading optical technologies within data center with unprecedented speed, capacity, and reliability. Come join us and take part in shaping COG’s ground-breaking optical solutions by designing, developing, and testing some of the most advanced pluggable, and Co-packaged Optics (CPO) being developed in the industry.

You will work with Cisco's outstanding Silicon Photonics team. Our team is responsible for driving the development and optimization of optical transceivers & modules (800G,1.6T & beyond) that seamlessly integrate with Cisco's routing, switching, and datacenter platforms, enabling customers to build scalable, high-performance networks that support emerging technologies including AI/ML workloads, and next-generation data center architectures.

Your Impact

As a Verification Engineer, you will work with a diverse team of engineers spanning multiple disciplines. At the concept phase you will create verification documentation and work with senior engineers to help with defining the verification methodology and developing testbench components. During the initial design phase, you will be a part of block level verification and then you will transition to full chip verification. You will run verification at block & chip level with various high-speed IPs integrated like ODSP, D2D IP, SerDes XSR, SerDes PAM4 integrated drivers/TIA, and control functions. You will develop functional coverage models, assertions, and debug complex verification issues within a UVM-based framework. Prior to tapeout you will run functional scenarios with CPU FW loaded and verify functionality at the CPU sub-system level. You may be involved in FPGA verification. Post Silicon you will be involved in ATE test plan and test vector generation, ATE testing and release to production.

  • Develop testbench components for Silicon Photonics subsystems. Proven ability to build UVM components (agents, drivers, monitors, scoreboards, sequences) and implement constrained-random and directed test strategies
  • Ability to understand coverage metrics and functional specifications
  • Understand and implement verification scenarios per full chip analog and digital verification test plans
  • Analyse coverage, add scenarios to enhance coverage and debug functional simulations, add corner verification cases and identify and resolve functional bugs
  • FW/C-Coding and verification of CPU sub-systems with FW
  • Must have good knowledge of Python and C. Develop scripts for automated analysis and reports
  • Good understanding of RTL digital design and DFT (Design for Test) principles
  • Excellent organizational, teamwork, and communication skills
Minimum Qualifications
  • Bachelor’s or Masters in Electronics Engineering (or equivalent/related)
  • 12-16 years of functional verification experience
  • Strong skills in SystemVerilog, Python, C and UVM methodology
  • Familiarity with UVM phases, configuration mechanisms, factory overrides, and reuse across block, subsystem, and SoC-level verification
  • Good understanding of CPU sub-systems, FPGA, ODSP & integrated transceiver features, SerDes, Ethernet, D2D PHY IP & Protocols
  • Experience with RTL design, simulation tools, (e.g., Synopsys, Cadence, Mentor Graphics) and ASIC design flow
  • You must be a team player and be able to drive decisions quickly with consensus building.
  • Strong analytical, problem-solving and debugging skills
  • Strong teamwork, communication, and organizational skills
Why Cisco? 

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. 

We are Cisco, and our power starts with you. 

Cisco Pune, Mahārāshtra, IND Office

05/1, P/17 phase 1, Rajiv Gandhi Infotech park, Hinjewadi,Pimpri Chinchwad, Pune, Maharashtra, India, 411057

Similar Jobs

Mid level
Fintech • Information Technology • Financial Services
Support coordination, execution and quality of financial and regulatory reporting for HPS funds. Manage annual audits, partner with accounting, finance, legal, tax and third-party administrators, maintain controls, improve reporting processes, and support strategic projects to ensure accurate, timely quarterly and annual fund reporting.
Top Skills: Excel
54 Minutes Ago
Hybrid
Senior level
Senior level
Fintech • Professional Services • Consulting • Energy • Financial Services • Cybersecurity • Generative AI
Design, build, and optimize scalable data pipelines and backend services using Java and Spring Boot. Lead MongoDB schema design and performance tuning, develop secure REST APIs, deploy data workloads to cloud platforms, implement automated testing, conduct code reviews, and collaborate with onshore stakeholders and cross-functional teams to resolve technical and business issues.
Top Skills: Aggregation FrameworkApi GatewayAWSAzureDockerGCPGitGradleIbm CloudJavaJunitKubernetesMavenMockitoMongoDBMongodb AtlasOauth2ReplicationRestful ApisShardingSpring BootSQL
54 Minutes Ago
Hybrid
Senior level
Senior level
Fintech • Professional Services • Consulting • Energy • Financial Services • Cybersecurity • Generative AI
Design, build and maintain end-to-end data pipelines and Dataiku DSS projects; implement data‑warehousing models; develop Python/PySpark code; ensure data quality, CI/CD, monitoring, and performance optimization; collaborate with architects, business teams and mentor junior engineers.
Top Skills: Alm/QcApache AirflowConfluenceCosDataiku DssDockerElasticsearchGitlabIbm CloudJIRAKafkaKibanaKubernetesOrcPandasParquetPostgresPysparkPythonSharepointSQLSqlalchemyTableauTeradata

What you need to know about the Pune Tech Scene

Once a far-out concept, AI is now a tangible force reshaping industries and economies worldwide. While its adoption will automate some roles, AI has created more jobs than it has displaced, with an expected 97 million new roles to be created in the coming years. This is especially true in cities like Pune, which is emerging as a hub for companies eager to leverage this technology to develop solutions that simplify and improve lives in sectors such as education, healthcare, finance, e-commerce and more.

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account