The Design Engineer II will handle design verification for interconnect IP, create verification plans, and work with cross-functional teams to ensure effective coverage and design validation.
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Responsibilities
- Design Verification for interconnect IP
- Relevant experience in interconnect and subsystems is strongly preferred
- Crafting verification plans and executing on those plans to verify highly complex and configurable designs.
- Responsible for coverage collection and closure
- Work closely with cross functional teams (DV/Arch/Design/FW) to identify coverage scope
Required Skills and Experience:
- 2+ years of design verification experience
- BS/MS (or higher) in EE/Computer Engineering
- Strong technical and interpersonal skills
- Excellent knowledge of Interconnects, NoCs and design verification fundamentals.
- Thorough understanding of System Verilog, UVM, and other programming languages to build flexible and reusable complex testbenches
- Experience with development of fully automated flows
- Exposure to scripting languages like Perl, Unix shell or similar languages
- Experience with Formal Verification will be a plus
- Experience with Gate Level Simulations
- Excellent written and oral communication skills necessary
We’re doing work that matters. Help us solve what others can’t.
Top Skills
Perl
System Verilog
Unix Shell
Uvm
Cadence Design Systems Pune, Mahārāshtra, IND Office
Building No 1 , First Floor, Samrat Ashok Path, Commerzone IT Park, Yerawada, Pune, Maharashtra, India, 411006
Similar Jobs
Semiconductor
Develop Interface and Analog IPs for ASIC and external customers, ensuring solid IP development methodologies and supporting multiple customers through hands-on engineering.
Top Skills:
Analog IpAsicCircuit DesignDdrFinfetHbmMixed SignalSerdes
Semiconductor
Responsible for pre-sales support, architecture proposal, managing design teams, achieving project goals, and providing technical support to customers.
Top Skills:
AhbAsic DesignAxiDesign Compiler SynthesisEthernetFormal VerificationLecMicro-ArchitecturePcieSoc DevelopmentTiming ClosureUsb
Semiconductor
The Design Verification Engineer will oversee verification of new features, build testbenches, and integrate protocols while collaborating with various technical teams to improve methodologies.
Top Skills:
C/C++Gnu MakePerlPythonSystemverilogUvm
What you need to know about the Pune Tech Scene
Once a far-out concept, AI is now a tangible force reshaping industries and economies worldwide. While its adoption will automate some roles, AI has created more jobs than it has displaced, with an expected 97 million new roles to be created in the coming years. This is especially true in cities like Pune, which is emerging as a hub for companies eager to leverage this technology to develop solutions that simplify and improve lives in sectors such as education, healthcare, finance, e-commerce and more.
