The Lead Design Engineer will focus on ASIC design and verification, requiring expertise in specific design domains and strong debugging and communication skills.
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
3++ Year ASIC Design / Verification experience. Required Expertise in PCIe / Storage (ONFI, XSPI, SD/eMMC) Design and Verification domain. Good debug skills and good communication skills.
We’re doing work that matters. Help us solve what others can’t.
Top Skills
Asic Design
Emmc
Onfi
Pcie
Sd
Storage
Xspi
Cadence Design Systems Pune, Mahārāshtra, IND Office
Building No 1 , First Floor, Samrat Ashok Path, Commerzone IT Park, Yerawada, Pune, Maharashtra, India, 411006
Similar Jobs
Cloud • Hardware • Software • Semiconductor
Coordinate testing, oversee staff, drive Jira ticket closure, plan customer silicon bringups, recommend quality improvements, and debug customer issues.
Top Skills:
JIRA
Cloud • Hardware • Software • Semiconductor
Develop performance models for DDR memory controller architectures, analyze CPU and memory interaction, and implement architectural trade-offs.
Top Skills:
C++PythonSystemcTlm
Cloud • Hardware • Software • Semiconductor
The Lead Design Engineer will be a key member of the DDR controller team, handling DDR controller IP activities, customer engagement, integration, and test support.
Top Skills:
DdrDdr4Ddr5Logic DesignLpddr4Lpddr5
What you need to know about the Pune Tech Scene
Once a far-out concept, AI is now a tangible force reshaping industries and economies worldwide. While its adoption will automate some roles, AI has created more jobs than it has displaced, with an expected 97 million new roles to be created in the coming years. This is especially true in cities like Pune, which is emerging as a hub for companies eager to leverage this technology to develop solutions that simplify and improve lives in sectors such as education, healthcare, finance, e-commerce and more.
