The Lead Design Engineer will develop cycle-level performance models, analyze architectural trade-offs, and generate synthetic memory traffic for DDR memory controller architectures. Key tasks include collaborating with Memory Architects, correlating performance models with RTL configurations, and automating performance metric generation.
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Performance Modeling Engineer
Location – India (Pune)
Summary
We are looking for modeling engineers to help develop performance models, perform architectural tradeoff analysis, and enable data driven design decisions for our next generation DDR memory controller architectures that can meet today’s complex SoC and workload requirements. Hardware modelling experience (C++/SystemC/TLM/Python) and computer architecture foundation is desired.
Responsibilities
- Develop cycle-level performance models in SystemC or C++
- Correlate performance models to match RTL configurations and traffic conditions
- Work with Memory Architects to understand feature requirements, architectural specifications and implement in the model
- Analyze architectural trade-offs (throughput, hardware cost) across different scenarios and architectural choices
- Develop synthetic memory traffic/traces that are representative of real-world applications (CPU, GPU, DSP, NoC, etc)
- Develop scripts to automate generation of various performance metrics and statistics post RTL simulation that helps identify performance bottlenecks
Required Skills
- BE/B.Tech ME/M.Tech in ECE, E&TC, CS or similar
- 3-8 years of experience in hardware modeling, functional or performance
- Strong coding skills in C++, SystemC and Transaction Level Modeling (TLM)
- Basic understanding of performance principles, Queuing Theory, throughput/latency tradeoffs
We’re doing work that matters. Help us solve what others can’t.
Top Skills
C++
Python
Systemc
Similar Jobs
Cloud • Hardware • Software • Semiconductor
The Lead Design Engineer at Cadence is responsible for digital design implementation, PPA optimization of advanced IP cores, and automation of EDA flows using various Cadence tools. The role involves managing regression infrastructure and participating in benchmarking customer engagements.
Top Skills:
PerlPythonTcl
Automotive • Hardware • Robotics • Software • Transportation • Manufacturing
As a Senior Design Engineer at Magna, you'll work on developing automotive technologies, ensuring high-quality product delivery while being part of a dynamic and innovative team.
Legal Tech • Software
The Lead Design Engineer at Cadence will implement digital design with state-of-the-art Cadence IPs, optimize performance-oriented IP cores for advanced technologies, maintain EDA flows, manage regression infrastructure, and benchmark performance for customer engagement.
Top Skills:
PerlPythonTcl
What you need to know about the Pune Tech Scene
Once a far-out concept, AI is now a tangible force reshaping industries and economies worldwide. While its adoption will automate some roles, AI has created more jobs than it has displaced, with an expected 97 million new roles to be created in the coming years. This is especially true in cities like Pune, which is emerging as a hub for companies eager to leverage this technology to develop solutions that simplify and improve lives in sectors such as education, healthcare, finance, e-commerce and more.
