Cadence Design Systems Logo

Cadence Design Systems

Lead Design Engineer

Posted 23 Days Ago
Be an Early Applicant
Pune, Maharashtra
Mid level
Pune, Maharashtra
Mid level
Manage digital design implementation using Cadence EDA tools, optimize PPA of IP cores, automate EDA flows, and ensure quality regression.
The summary above was generated by AI

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Job Responsibilities:

Digital design implementation of state-of-the-art  Cadence IPs using Cadence EDA tools - Genus, Innovus, Tempus, Voltus and other backend tools

PPA characterization and optimization of these performance-oriented and power-oriented best-in-class IP cores for advanced process nodes, such as 7nm/5nm/3nm/2nm

Development, automation and maintenance of EDA flows and scripts for physical implementation

Manage regression infrastructure that tracks quality of the RTL/flow development as well as the PPA of the key designs

Participate in benchmarking PPAs for customer engagements

Required skills –

Educational Qualification: MS/MTech/BE/ BTech  in Electronics from reputed institutes

3+ years of relevant experience in ASIC design environment

Should have knowledge of complete ASIC Design Flow, including Synthesis, Physical Designing , Timing Analysis, Power Analysis and Formal Verification

Experience with Cadence digital design tools will be an added advantage

Hands on scripting languages like Python, Perl, TCL, Unix shell etc

Strong understanding of digital logic design, processor design, and computer architecture is desirable

Should have excellent communication, analytical and problem solving skills

Should be self-motivated and good team player

We’re doing work that matters. Help us solve what others can’t.

Top Skills

Cadence Eda Tools
Genus
Innovus
Perl
Python
Tcl
Tempus
Unix Shell
Voltus

Cadence Design Systems Pune, Mahārāshtra, IND Office

Building No 1 , First Floor, Samrat Ashok Path, Commerzone IT Park, Yerawada, Pune, Maharashtra, India, 411006

Similar Jobs

2 Days Ago
2 Locations
Senior level
Senior level
Cloud • Hardware • Software • Semiconductor
Coordinate testing, oversee staff, drive Jira ticket closure, plan customer silicon bringups, recommend quality improvements, and debug customer issues.
Top Skills: JIRA
2 Days Ago
Pune, Maharashtra, IND
Mid level
Mid level
Cloud • Hardware • Software • Semiconductor
Develop performance models for DDR memory controller architectures, analyze CPU and memory interaction, and implement architectural trade-offs.
Top Skills: C++PythonSystemcTlm
2 Days Ago
Pune, Maharashtra, IND
Mid level
Mid level
Cloud • Hardware • Software • Semiconductor
The Lead Design Engineer will focus on ASIC design and verification, requiring expertise in specific design domains and strong debugging and communication skills.
Top Skills: Asic DesignEmmcOnfiPcieSdStorageXspi

What you need to know about the Pune Tech Scene

Once a far-out concept, AI is now a tangible force reshaping industries and economies worldwide. While its adoption will automate some roles, AI has created more jobs than it has displaced, with an expected 97 million new roles to be created in the coming years. This is especially true in cities like Pune, which is emerging as a hub for companies eager to leverage this technology to develop solutions that simplify and improve lives in sectors such as education, healthcare, finance, e-commerce and more.

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account