Broadcom Logo

Broadcom

Physical Design Engineer

Posted 6 Days Ago
Be an Early Applicant
In-Office
Kharadi, Pune, Maharashtra, IND
Expert/Leader
In-Office
Kharadi, Pune, Maharashtra, IND
Expert/Leader
Leads semiconductor physical design for advanced-node SoCs, including floorplanning, partitioning, placement, clock tree synthesis, routing, extraction, physical verification, timing closure, and ECO implementation. Builds or adapts automation flows and uses industry EDA tools for backend design, timing, power, and verification. Collaborates across functions and locations while improving turnaround time and design quality.
The summary above was generated by AI

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Job Description

In this role, the Engineer will apply and lead Broadcom's proven design methodology and milestone flow to meet Broadcom's rigorous criteria
for achieving Right-first time silicon.
Candidate should have very good experience in layout activities of block and level. Should be well experienced in floor-planning,
partitioning, placement, clock tree synthesis, route and physical verification.
Responsibilities include, but not limited to:
• Understanding of SoC for top-down/bottom-up physical design integration in 5nm and lower technologies
• Must have deep functional knowledge of P&R flows, should be able to catch up quickly on internal flows, adapt.
• Implement timing and functional ECO
• P&R, Extraction, Physical verification, work towards STA closure
• Build automation flows wherever needed/adapt to existing flows for re-use
• Must be proficient in any of the Cadence/Synospys/Mentor EDA tools for P&R, PV, STA, ECO

• Needs to be automation savvy with high expertise in one of the programming languages used in the industry
• Clearly know requisites for executing his/her job and lead by example
• Bring tangible improvement in TAT with better quality


Minimum Qualifications:
• MSEE/MSCS with 10+ years of experience, or BSEE/BSCS with 12+ years of experience
• A deep understanding of backend digital design flow
• Proficient in timing constraints, physical constraints
• Proficient in handling EDA tools across floorplan/partition/placement/cts/route stages for SoC TOP.
• Proficient with backend EDA tools viz, Genus/Innovus/Quantus/Tempus, DC/Star-RCXT/PT, PrimeRail/Voltus, Redhawk
• Proficiency in Tcl and Perl
• Excellent analytical skills
• Shown ability to collaborate in a multi-functional environment, cross-site or cross-time zone

Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Broadcom Pune, Mahārāshtra, IND Office

Cluster B, Wing 2, EON Free Zone, Kharadi, Pune, Maharashtra, India, 411014

Similar Jobs

27 Days Ago
In-Office
Senior level
Senior level
HR Tech • Professional Services • Consulting
Perform VLSI physical design from RTL handoff through tapeout, including floorplanning, power planning, placement, clock tree synthesis, routing, timing closure, physical verification, ECO implementation, and DRC/LVS signoff. Collaborate with STA, DFT, and RTL teams on block-level closure and support full-chip integration activities.
Top Skills: DftDrcEcoIcc2InnovusLvsRtlStatic Timing Analysis (Sta)Vlsi
27 Days Ago
In-Office
Senior level
Senior level
HR Tech • Professional Services • Consulting
Lead full-chip and block-level physical design from floorplanning through GDSII, including placement, clock-tree synthesis, routing, timing, power, signal-integrity, IR-drop, EM, and physical verification signoff. Resolve closure issues, support advanced-node tapeouts, collaborate with CAD, methodology, and IP teams, and mentor junior engineers.
Top Skills: Cadence InnovusElectromigration (Em) AnalysisIr-Drop AnalysisPhysical VerificationPnrStatic Timing Analysis (Sta)Synopsys Icc2Synthesis-To-GdsiiVlsi
2 Months Ago
In-Office or Remote
IN
Senior level
Senior level
Artificial Intelligence • Hardware • Software
The role involves leading a team of Physical Design engineers in delivering high-performance silicon products while ensuring adherence to timing, power, and area requirements. Responsibilities include technical leadership, hands-on ownership of critical blocks, automation development, and stakeholder management to meet project milestones.
Top Skills: Cadence InnovusCadence TempusPythonTcl

What you need to know about the Pune Tech Scene

Once a far-out concept, AI is now a tangible force reshaping industries and economies worldwide. While its adoption will automate some roles, AI has created more jobs than it has displaced, with an expected 97 million new roles to be created in the coming years. This is especially true in cities like Pune, which is emerging as a hub for companies eager to leverage this technology to develop solutions that simplify and improve lives in sectors such as education, healthcare, finance, e-commerce and more.

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account