The role involves developing and supporting RTL for DDR Memory Controller IP, ensuring verification, and cleaning the design according to guidelines while adding new features and supporting customers.
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Position Description:
- RTL Design Engineer for DDR Memory Controller IP development team.
- The role would include the design and support of the RTL of the DDR Memory Controller solution of Cadence. All leading DDR memory protocols will be supported – including DDR4/LPDDR4.
- The work involved will be working with the existing RTL, the addition of new features into the RTL, ensuring various customer configurations are clean as part of verification regressions, supporting customers, ensuring the design is clean for LINT and CDC design guidelines.
Position Requirements:
- BE/B.Tech/ME/M.Tech - Electrical / Electronics / VLSI with experience as a design and verification engineer, with a large portion of the recent work experience on RTL design and development.
- RTL Design using Verilog is a must.
- System Verilog experience and experience with UVM based environment usage / debugging is required.
- AXI3/4 experience is desired.
- DDR Memory controller and protocol experience is highly desirable. Prior experience in RTL design and implementation of complex protocols is a must.
- Prior experience in IP development teams would be an added advantage.
We’re doing work that matters. Help us solve what others can’t.
Top Skills
System Verilog
Verilog
Similar Jobs
Automotive • Hardware • Robotics • Software • Transportation • Manufacturing
As a Senior Design Engineer at Magna, you'll work on developing automotive technologies, ensuring high-quality product delivery while being part of a dynamic and innovative team.
Cloud • Hardware • Software • Semiconductor
The Sr Principal Design Engineer will be responsible for RTL design and development for DDR Memory Controller IP, including working with existing RTL, adding new features, verification regressions, and ensuring compliance with design guidelines. The role involves significant interaction with customers and supporting their configurations.
Top Skills:
System VerilogVerilog
Cloud • Hardware • Software • Semiconductor
The Lead Design Engineer at Cadence is responsible for digital design implementation, PPA optimization of advanced IP cores, and automation of EDA flows using various Cadence tools. The role involves managing regression infrastructure and participating in benchmarking customer engagements.
Top Skills:
PerlPythonTcl
What you need to know about the Pune Tech Scene
Once a far-out concept, AI is now a tangible force reshaping industries and economies worldwide. While its adoption will automate some roles, AI has created more jobs than it has displaced, with an expected 97 million new roles to be created in the coming years. This is especially true in cities like Pune, which is emerging as a hub for companies eager to leverage this technology to develop solutions that simplify and improve lives in sectors such as education, healthcare, finance, e-commerce and more.
