Leads semiconductor physical design for advanced-node SoCs, including floorplanning, partitioning, placement, clock tree synthesis, routing, extraction, physical verification, timing closure, and ECO implementation. Builds or adapts automation flows and uses industry EDA tools for backend design, timing, power, and verification. Collaborates across functions and locations while improving turnaround time and design quality.