Get the job you really want.

Top Tech Jobs & Startup Jobs in Pune

4 Days Ago
2 Locations
Expert/Leader
Expert/Leader
Semiconductor
The Principal Engineer will lead the design and implementation of DFT/test for complex IP and SoCs while mentoring engineers. Responsibilities include defining DFT architecture, implementing features, and enhancing methodologies and tools.
Top Skills: C-ShellPerlTcl
4 Days Ago
Pune, Maharashtra, IND
Mid level
Mid level
Semiconductor
The Firmware Engineer will lead the design and development of a functional, deterministic SoC simulator to support firmware development and testing. Responsibilities include collaborating with various teams to gather requirements, creating functional models for SoC IP, mentoring developers, and driving simulator usage within the organization.
Top Skills: CC++
4 Days Ago
Pune, Maharashtra, IND
Senior level
Senior level
Semiconductor
The role involves executing block/chip level physical design from RTL to GDS, collaborating with design teams to optimize floorplans, and conducting thorough timing and power analysis to meet PPA goals. Responsibilities include debugging timing and LP issues, managing physical design tools, and scripting for automation.
Top Skills: Perl,Tcl
4 Days Ago
2 Locations
Senior level
Senior level
Semiconductor
The Senior Staff Engineer - DFT is responsible for implementing and validating DFT/Test on complex IP and SoCs, guiding a small team of engineers, and enhancing DFT methodologies and tools. Responsibilities include executing DFT features, pattern generation, post-silicon bringup, and debugging.
Top Skills: Perl,Tcl,C-Shell
Mid level
Semiconductor
The role involves managing and improving Marvell's Resiliency Program, focusing on crisis management, business continuity, and disaster recovery. The analyst coordinates with teams to prepare for disruptive events, conducts risk assessments, develops recovery plans, and monitors organizational resilience metrics, all while ensuring effective communication and compliance with best practices.
4 Days Ago
3 Locations
Senior level
Senior level
Semiconductor
The Senior Staff Engineer is responsible for designing and implementing critical firmware for high-speed data storage communication, understanding fiber channel specifications, performing unit tests, debugging field issues, and collaborating with global teams while addressing customer requirements.
Top Skills: AssemblyC
4 Days Ago
2 Locations
Senior level
Senior level
Semiconductor
The Senior Staff DFT Engineer will implement DFT/Test on complex IPs and SoCs, requiring extensive knowledge of DFT architecture solutions, along with hands-on leadership in the DFT/Test process. Responsibilities include pattern generation, verification, timing, and post-silicon debug within custom ASIC/SoC designs, collaborating with teams to enable customer DFT requirements.
Top Skills: Perl,Tcl,C-Shell
4 Days Ago
2 Locations
Expert/Leader
Expert/Leader
Semiconductor
You will architect, lead, and implement DFT/Test on complex IP and SoC designs while mentoring a small team. Responsibilities include DFT architecture definition, execution of DFT/DFX features, and defining methodologies/tools for benchmarking.
Top Skills: C-ShellPerlTcl
All Filters
Date Posted
Job Category
Experience
Industry
Company Name
Company Size

Sign up now Access later

Create Free Account